55	
308	
9/82	
ö	

## Jason Cong

		EAST SEARCH	7/27/05
<b>L</b> #	Hits	Search String	Databases
2	26	6,044,209.pn. or 5,859,776.pn. or 5,883,808.pn. or 5,764,528.pn. or 5,838,581.pn. or 5,446,6 USPAT; US-PGPUB; EPO;	JPO; DERWENT;
<b>E</b> 3	121	$\overline{}$	JPO; DERWENT; I
7	8878	((integrated or digital) adj circuit\$1) with noise	JPO; DERWENT; I
5	314	4 and (noise with mode(\$3)	JPO; DERWENT; I
91	47	5 and (("resistor capacitor" or RC) with circuit\$1)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	3	4 and (("resistor capacitor" or RC) with circuit\$1 with type\$1)	EPO;
F8		5 and (victim\$1 with aggressor\$1)	EPO; JPO; DERWENT;
67		5 and (coupling with aggressor\$1)	EPO; JPO; DERWENT;
L10		5 and (coupling with victim)	EPO; JPO; DERWENT;
L1		5 and (noise with (peak or width))	EPO; JPO; DERWENT;
L12 .		5 and (noise with width)	EPO; JPO; DERWENT;
L13		5 and ("transition time" or "elmore delay" or "threshold voltage")	EPO; JPO; DERWENT;
L14	69	5 and (coupling with (resistance or capacitance or location))	EPO; JPO; DERWENT;
L16	99	13 and 14	EPO; JPO; DERWENT;
L17	33	11 and 12	EPO, JPO, DERWENT;
L18	9	5 and ("crosstalk noise")	EPO; JPO; DERWENT;
L19	0	18 and (sink and source)	EPO; JPO; DERWENT; I
<b>1</b> 20	0	18 and (receiver and transmitter)	EPO; JPO; DERWENT;
121	20	5 and ((sink and source) or (receiver and transmitter))	EPO; JPO; DERWENT;
<b>L23</b>	0	5 and (lumped with capacitance\$1 with weight\$2)	
<b>1</b> 24	9	5 and (lumped with capacitance\$1)	EPO; JPO;
<b>L</b> 25	16	24 and (path or branch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
126	172		EPO; JPO; DERWENT; I
127	2	("resistor capacitor" or RC)	EPO; JPO; DERWENT; I
L15	9	5 and ("RC delay")	DERWENT;
1.28	-	5 and (capacitance\$1 with weight\$2)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
173	7	26 and (noise with peak with threshold)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
730	œ	26 and (noise with "pulse width")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L31	158	4 and (noise with "pulse width")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L32	0	31 and "elmore delay"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
F33	ω	4 and "pi model"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
09/823085		Jason Cong	

## **EAST SEARCH**

7/27/05

upling with aggressor\$1) or Date Current OR 20040527 716/13 20040527 716/13 20040526 455/126 20040318 323/283 20040205 702/107 20040129 323/28 20040129 716/6 20040129 327/51 20040129 327/51 20040129 327/51 20040129 327/51 20030113 331/117FE 20030918 716/8 20030918 702/106 20030918 716/8 20030918 716/8 20030914 716/5 20030814 716/5 20030814 716/5 20030814 716/5 20030814 716/5 20030814 331/74 20030814 331/74 20030814 331/74 20030814 331/74 20030814 331/74 20030814 331/74 20030814 331/74 20030813 330/254 20030813 331/34 20030813 331/34	20030130 382/100 20030116 327/565 20021219 716/5 20021219 702/117 20021205 455/423 20021121 716/6 20021121 716/5
ssue Date	
In the control of cont	US 20030021440 A1 Digital watermarking employing noise model US 20030021440 A1 Digital watermarking employing noise minimization technique for power lines using dual layer power li US 20030011424 A1 Simultaneous switching noise on the input of a static gate and determining noise on the output US 20020193959 A1 Method for simulating noise on the input of a static gate and determining noise on the output US 20020193959 A1 System and method of determining the noise sensitivity characterization for an unknown circu US 20020174409 A1 System and method for analyzing power distribution using static timing analysis US 20020174408 A1 System and method of determining the noise sensitivity of an integrated circuit US 20020147956 A1 Method for modeling noise emitted by digital circuits

20021010 702/70 20021010 702/65 20020919 342/28 20020905 341/143 20020425 339/254 20020425 333/184 20020221 703/16 20011115 455/252.1 20040615 713/401 20040615 713/401 20040615 713/401 20040615 257/357 20040608 327/310 20040609 327/310 20040504 716/4 20040504 716/1 20040504 716/6 20040210 716/6 20040210 716/6 20040210 257/355 20040127 455/252.1 20040106 716/6 20040117 324/613 20040127 455/252.1 20040127 455/252.1 20040117 333/184 2003120 341/72 20031111 333/184 20031111 333/184	20030909 257/355 20030902 342/28 20030826 257/355 20030729 307/150 20030715 716/5 20030701 703/13 20030701 257/717
A1 Method and apparatus for analyzing a source current waveform in a semiconductor integrates. A1 Electromagnetic disturbance analysis method and apparatus and semiconductor device man. A System and method for detecting an intruder using impulse radio technology. A1 Delta-signa modulator system and method. A1 Variable transconductance variable gain amplifier utilizing a degenerated differential pair. A1 Digital IF demodulator for video applications. A1 Digital IF demodulator for video applications. A1 Method, apparatus and computer program product for determination of noise in mixed signal : A1 Wariable gain amplifier for low voltage applications. A1 Multivariate cardiac monitor. Method of integrated circuit design checking using progressive individual network analysis SCR devices in silicon-on-insulator CMOS process for on-chip ESD protection Method for insulating powers supply noise in an on-chip temperature sensor. Dual-triggered electrostatic discharge protection circuit. Variable transconductane variable gain amplifier utilizing a degenerated differential pair. Current mode signal interconnects and CMOS amplifier. Method of or departuring an optical fiber interconnect through a semiconductor wafer. Method of or analyzing inductive effects in a circuit layout Method of organization for analyzing inductive effects in a circuit layout Method and system for estimating jitter in a delay locked loop. Substrate-biased silicon gloop bandwidth in delay locked loops. Variable gain amplifier for low voltage applications. Method and system for periodicing worst-case capacitive and inductive switching vector. System and method of determining the noise sensitivity characterization for an unknown circu Optimization of loop bandwidth for a phase locked loops. System and method of determining the noise estimation of submicron integrated circuit fischange pains amp	Low substrate-noise electrostatic discharge protection circuits with bi-directional silicon diode: System and method for detecting an intruder using impulse radio technology Substrate-biased silicon diode for electrostatic discharge protection and fabrication method Battery pack and an information processing device in which the battery pack is detachable/att Integrated design system and method for reducing and avoiding crosstalk Voice-activated control for electrical device Windowing scheme for analyzing noise from multiple sources Compact system module with built-in thermoelectric cooling
75555 75553 7867 7867 7867 7867 7867 7867 7868	US 6617649 B2 US 6614384 B2 US 6611026 B2 US 6600243 B1 US 6594805 B1 US 6594630 B1 US 6587815 B1 US 6586835 B1

20030617 20030610 20030527 20030520 20030513 20030429 20030408	20030325 on 20030318 ir and 20030225 20030218	20030114 /16/5 utput 20021231 716/5 20021224 716/5 20021217 361/699 20021210 716/5	2002.12.10 2002.11.12 2002.10.15 2002.0924 2002.0930 2002.0730	20020723 20020521 20020507 20020423 20020326 20020326 20010828 20010807	o posi 20010612 381/104 20010417 361/699 20010213 341/143 2001123 250/207 er anc 20001121 438/31 200001107 326/27 20000915 716/8 couits 20000815 361/111 cor wa 20000606 747/24 20000606 703/14
Blood analyte monitoring through subcutaneous measurement Bipolar junction transistors for on-chip electrostatic discharge protection and methods thereof Structure and method for a high-performance electronic packaging assembly Use of static noise analysis for integrated circuits fabricated in a silicon-on-insulator process t System and method for analyzing simultaneous switching noise Method and device for determining a fault in a technical system Method for performing coupling analysis	System and method of determining the noise sensitivity of an integrated circuit  Two pole coupling noise analysis model for submicron integrated circuit design verification Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and Method and system to improve noise analysis performance of electrical circuits Variable transconductance variable gain amplifier utilizing a degenerated differential pair	Method of analyzing crosstalk in a digital logic integrated circuit Method for simulating noise on the input of a static gate and determining noise on the output Method for verification of crosstalk noise in a CMOS design Structure and method for an electronic assembly Cell-based noise characterization and evaluation	Multi-carrier transmission systems Iterative, noise-sensitive method of routing semiconductor nets using a delay noise threshold Multi-carrier transmission systems Multi-carrier transmission systems Hierarchical coupling noise analysis for submicron integrated circuit designs Multi-carrier transmission systems System and method for narrow band PLL tuning	High performance packaging for microprocessors and DRAM chips which minimizes timing sk Silicon interposer with optical connections System and method for determining the desired decoupling components for power distributior Method of simulation for gate oxide integrity check on an entire IC Method for hierarchical parasitic extraction of a CMOS design Multi-carrier transmission systems Structure and method for a high performance electronic packaging assembly Monolithic PC audio circuit	Wavetable audio synthesizer with multiple volume components and two modes of stereo posi Structure and method for an electronic assembly Signal processors  High-speed logarithmic photo-detector Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and Low switching noise logic circuit  Optimum buffer placement for noise avoidance  Low noise electrostatic discharge protection circuit for mixed signal CMOS integrated circuits Integrated circuits using optical waveguide interconnects formed through a semiconductor wa Low cost CMOS tester with high channel density  Method of making an integrated circuit including noise modeling and prediction
US 6579690 B1 US 6576974 B1 US 6570248 B1 US 6567773 B1 US 656954 B1 US 656954 B1		US 6507935 B1 US 6502223 B1 US 6499131 B1 US 6496370 B2 US 6493853 B1	US 6493393 B1 US 6480998 B1 US 6456649 B1 US 649753 B1 US 6438174 B1 US 6426680 B1	6424034 6392296 6385565 6378109 636378 6363128 6281042 6281042	US 6246774 B1 US 6219237 B1 US 6188344 B1 US 6177665 B1 US 6144217 A US 6117182 A US 6117182 A US 6104588 A US 6090636 A US 6073259 A US 6073259 A

dio:: 20000516 381/104 20000502 365/230.05 20000418 365/189.05 20000432 1716/6 20000222 702/58 20000215 455/327 19991214 703/14 19990720 327/538 199800915 704/258 199800915 704/258 199800915 704/258 1998009015 704/258 1998009015 704/258 1998009015 704/268 1998009015 704/268 1998009015 704/268 1998009015 704/268 1998009015 327/391 19971028 703/3 19971008 342/104 19961022 716/4 19961022 716/4 19960102 703/14 min 19950926 324/324 19960102 703/14	1992025 1992025 19920128 19900612 19890502 19880913 19860318 19831115
Wavetable audio synthesizer with waveform volume control for eliminating zipper noise Enhanced register array accessible by both a system microprocessor and a wavetable audio: Output buffer circuitry for semiconductor integrated circuit device Digital wavetable audio synthesizer with delay-based effects processing Method and apparatus for performing integrated circuit timing including noise coupled noise estimation method for on-chip interconnects RF amplifier, RF mixer and RF receiver High frequency noise and impedance matched integrated circuits High frequency noise and impedance matched integrated circuits High speed logarithmic photo-detector Mirror model for designing a continuous-time filter with reduced filter noise Audio processing chip with external senial port Apparatus and methods for smoothing images High frequency noise and impedance matched integrated circuits High speed, low noise aution with waveform volume control for eliminating zipper noise Motor with variable edge steepness Police traffic radar using FFT processing to find fastest target Simulation of noise behavior of non-linear circuit Power control of circuit modules within an integrated circuit Noise generator for evaluating mixed signal integrated circuits Monolithic PC audio circuit with enhanced digital wavetable audio synthesizer with low frequency oscillators for tremolo and vibrato effects Monolithic PC audio circuit with enhanced digital wavetable audio synthesizer Police traffic radar using absolute signal stronger information to improve target signal process Modelling and estimating crosslak noise and detecting false logic Police traffic radar for allowing manual rejection of incorrect patrol speed display Police traffic radar for allowing manual rejection of incorrect patrol speed display Police traffic radar for allowing manual rejection of incorrect patrol speed display Mixed mode simulation method and simulator Logging system for measuring dielectric properties of fluids in a cased well using portic pering for eliminating di	Frequency division network having low phase noise Common bus multinode sensor system High frequency noise bypassing Apparatus and methods for the selective addition of noise to templates employed in automatic Wireless remote speaker system Instantaneous incremental compiler for producing logic circuit designs Common bus multinode sensor system Echo canceller with adaptive residual center clipper controlled by echo estimate Distortion reducing circuit in FM receiver Capacitance multiplier circuit
US 6064743 A US 6058066 A US 6052316 A US 6047073 A US 6041169 A US 602117 A US 602286 A US 602286 A US 602286 A US 5026060 A US 5026060 A US 5789111 A US 5789111 A US 5789111 A US 578911 A US 578911 A US 57891 A US 5681 A	5084868 5084868 5087089 4933973 4847903 4770842 4577071 4416024

Noise analysis method for electrical circuit, involves partitioning original multi-port circuit into r	Node coupling voltage noise approximation method for evaluating netlist file uses resistance,	Noise-reducing buffer insertion method for integrated circuit, involves modeling a data represe
US 6523149 B	US 6327542 B	US 6117182 A